Description: Job Title: Senior ASIC Design Engineer Location: San Jose, CA What ... -million gate SoC designs onto prototyping platforms, creating design partitions, FPGA builds ... to engage in block-level RTL design or block or top-level ...
5 days ago