Description: RTL Design Engineer - Senior Responsible for RTL design ... debug. Read and comprehend System on Chip level architectural specification. Write microarchitecture ... of digital components in Verilog/system
26 days ago