... a highly skilled Senior FPGA Design Engineer with 7 to 15 years ... of experience in RTL design, IP design and development, and ... have a strong background in design debugging and a deep familiarity ... deliverables. Key Responsibilities: Design and develop RTL for
10 days ago