... seeking a highly skilled Senior SoC/ASIC Physical Design Engineer to lead and ... and methodologies that optimize design performance, power efficiency, and area (PPA ...
4 days ago
... digital systems, SoCs, and high-performance RISC-V cores. You will collaborate ... architect microarchitectures that optimize power, performance, and area (PPA). We are ...
4 days ago