Description: Role: Silicon Design Package Engineer Location: Hybrid (Santa Clara, ... and Cadence tools (especially for Package Layout Automation - PLA). Technical ... Expertise: Multi-layer package design experience. Understanding of substrate ...
2 days ago