Description: Title: RTL Engineer Location: Santa Clara, CA (Day-1 ... RISC-V CPU cores into SoC designs, collaborating with cross-functional teams ... (DV, physical design, architecture, verification, and post-silicon ...
4 days ago