Where
Where

Jobs and careers full-time for board level test engineer from the company Cynet systems in Santa Clara (1 jobs)

Period
Schedule
Source
Profession
Location
Sort by:
  • Cynet Systems
  • Santa Clara
... Job Title: DFT / ATPG Engineer Job Location: Santa Clara, CA ... 82hr - $103hrThe DFT Design Engineer will be part of the ... role includes developing chip-level flows, pattern retargeting and ... simulations, and collaborating with test engineering teams for successful ...
24 days ago