Description: Responsibilities: Develop and maintain test benches using UVM/SystemVerilog.Write ... and debug test cases for functional and performance ...
30 days ago
Get new board level test engineer jobs in Santa Clara by email
By creating a job alert, you agree to our Terms You can change your consent settings at any time by unsubscribing or as detailed in our terms.