... performance validation.Identify and resolve design issues in collaboration with engineering ... teams.Participate in design reviews and contribute to verification ... knowledge of FPGA, ASIC, and RTL design.Hands-on experience with SystemVerilog ...
29 days ago