Description: Title: RTL Design Engineer Project Location: Santa Clara, CA - ... JOB DUTIES: Responsible for RTL design using Verilog HDL for implementation ... for linting and simulation of design. Work with synthesis and backend ...
2 days ago