Description: Role : Post Silicon Validation Engineer Location : Santa Clara, CA -onsite ... : Python, C/C++, System Verilog Pre-silicon design verification & testbench Post-silicon validation on ...
13 days ago
Get new design verification engineer jobs in Santa Clara by email
By creating a job alert, you agree to our Terms You can change your consent settings at any time by unsubscribing or as detailed in our terms.