Description: Role : Post Silicon Validation Engineer Location : Santa Clara, CA -onsite ... , C/C++, System Verilog Pre-silicon design verification & testbench Post-silicon validation on board & FPGA ...
8 days ago