... Description: Role summary Seeking a Senior Design Verification Engineer with 8+ years of experience ... in IP and subsystemlevel verification using SystemVerilog and UVM. The ... silicon. Key responsibilities - Own verification of one or more IPs ...
2 days ago