... Subsystem Looking for a Design Verification Engineer to play a key role in ... solutions. Requires strong expertise in System Verilog (SV) & UVM, with a focus ... functional verification at the RTL level. The ideal person would have ...
22 days ago
... for a CPU core level feature/test plan verification engineer responsible for ISA ... verification with emphasis on core level test planning, stimulus development & regression ...
21 days ago