... Design Verification Engineer with 8+ years of experience in IP and subsystemlevel ... UVM. The engineer will own verification of complex digital IPs/subsystems, drive ... closely with RTL, architecture, and validation teams to deliver highquality silicon ...
3 days ago