Where
Where

Jobs and careers for integration engineer in Santa Clara (2 jobs)

Company
Schedule
Employment
Source
Location
Sort by:
  • Data Capital Inc
  • Santa Clara
Description: Mandate Skills: FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experienceStrong SystemVerilog programming skillsHands-on experience with UVM (Universal Verification ...
5 hours ago
  • Data Capital Inc
  • Santa Clara
Description: Mandate Skills: FPGA Verification Exp Strong SystemVerilog coding (Universal Verification Methodology)-UVM 5+ years of FPGA verification experienceStrong SystemVerilog programming skillsHands-on experience with UVM (Universal Verification ...
a day ago