Description: Senior Virtual Hardware Modeling Engineer (SystemC / C++) Location: San Jose, CA ( ... Hardware Modeling Engineer to develop high-fidelity SystemC/TLM virtual platforms for ... validation, architecture exploration, and performance/power
a day ago