Where
Where

Jobs and careers full-time for senior hardware design engineer in Santa Clara (2 jobs)

Company
Period
Schedule
Source
Location
Sort by:
  • Data Capital Inc
  • Santa Clara
Description: 3+ years of FPGA verification experience Strong SystemVerilog programming skills Hands-on experience with UVM (Universal Verification Methodology) Familiarity with industry-standard verification tools (e.g., QuestaSim, Synopsys VCS) ...
2 days ago
  • Data Capital Inc
  • Santa Clara
Description: 3+ years of FPGA verification experience Strong SystemVerilog programming skills Hands-on experience with UVM (Universal Verification Methodology) Familiarity with industry-standard verification tools (e.g., QuestaSim, Synopsys VCS) ...
8 days ago