... an excellent Senior ASIC Verification engineer with extensive experience in Design Verification ... of the clocks and resets design has increased many folds. This ... to deliver a bug free clocks design to power our product lines ...
3 days ago