... to Role Title: Sr. Physical Design Engineer / Sr. Silicon Design Engineer Location: Santa Clara ...
11 days ago
Description: Location: San Jose, CA - Hybrid (at least 3 days a week) KEY RESPONSIBILITIES: Microarchitecture development of IP subsystems Perform RTL design of digital components. Work with functional verification team to meet coverage and quality ...
26 days ago