Description: 10+ years of senior Pre-silicon verification engineer with PCIE physical, link layer experience in typical networking application products. Require experience with development of UVM and System Verilog test benches and usage of simulation ...
14 days ago