Where
Where

Jobs and careers for design program manager from the company Judge group, inc. in Sunnyvale (1 jobs)

Period
Schedule
Employment
Source
Location
Sort by:
  • Judge Group, Inc.
  • Sunnyvale
... Hourly Description: Job Title: FPGA Design/Verification Engineer Duration: 6+ Months (Possible ... for ASIC & FPGA verification on R&D program. This engineer will be a verification ... -Verifying FPGA and/or ASIC designs including creating UVM verification environ
11 days ago