... , CA: ASIC Engineer, Design Verification: Define and implement IP/SoC verification plans ... to enable IP/sub-system/SoC level verification. (ref. code REQ ...
23 days ago
... Sunnyvale, CA: Electrical Engineer: Responsible for the power circuit design, simulation, validation ...
29 days ago