Description: Design Verification Engineer: Location: Sunnyvale, CA Onsite role. Strong knowledge of PCIe protocol gen 5 and 6. Knowledge of BIOS/Linux kernel is preferable.Highly preferable if independently brought up PCIe subsystem in Emulation.Basic ...
5 days ago