Description: Job Title: Design Verification Lead Location: Sunnyvale, CA or Mountain ... environments using System Verilog/UVM. Test: Create and execute constrained-random ... and directed tests to achieve high functional and ...
12 days ago
... AI-driven softwareContribute to building test-automation infrastructure for Kubernetes on ... GPU clusters.Help develop detailed test plans for di
21 days ago