Where

Senior Manager / ASIC STA & CAD Engineering

Coretek Labs
Santa Clara Full-day Temporary

Description:

Job Title: ASIC STA & CAD Engineering Location: Longmont, Colorado (Hybrid) Duration: Long Term Contract Domain: Engineering Key Responsibilities: Developing block and SoC timing constraints, full chip STA setup and signoff of multi-corner multi-voltage designs. Owning timing flow and execution to meet SoC timing requirements including timing budgeting, repeater planning, constraints/exceptions generation and management Engaging closely with block and SoC design teams to understand the design
Mar 14, 2025;   from: dice.com

Similar jobs

  • NVIDIA Corporation
  • Santa Clara
The NVIDIA Clocks Team is looking for an excellent Senior ASIC Verification engineer with extensive experience in Design Verification. The NVIDIA Clocks Team is committed to deliver high-quality clocking and reset logic to various units in SOC and GP...
15 days ago
  • Cynet Systems
  • Santa Clara

Description:

We are looking for ASIC/RTL Design Engineer - Specialized for our client in Santa Clara, CA Job Title: ASIC/RTL Design Engineer - Specialized Job Location: Santa Clara, CA Job Type: Contract Job Description: Pay Range: $115.42hr - $120 ...
12 days ago

Description:

NVIDIA is seeking outstanding Senior Design Verification Engineers with a specialty in tools and automation to drive efficiency and collaboration among our High Speed IO engineering teams. This position offers the opportunity to have a ...
15 days ago

Description:

Urgently hiring Manager/Technical Director MEMs Test Systems Engineering for Global Semiconductor Market Leader This Jobot Job is hosted by: Alvin Truong Are you a fit? Easy Apply now by clicking the "Apply Now" button and sending us ...
9 days ago