Where

Senior Design Verification Engineer SV/UVM

Advantra Consulting Group
San Francisco Full-day Temporary

Description:

Senior Design Verification Engineer SV/UVM Contract Long Term Multiple roles- San francisco BayArea Key ResponsibilitiesOwn the verification of complex IP/subsystems using SystemVerilog and UVM methodologyDevelop robust testbenches and testplans from functional specs and architecture docsBuild and maintain scalable UVM environments for IP, subsystem, and SoC-level simulationsWrite directed and constrained-random testcases, ensuring thorough functional and code coveragePerform detailed debugging
Apr 4, 2025;   from: dice.com

Similar jobs

  • Get Your Project Ready Private Limited
  • San Francisco
Position-8: ASIC Design Verification Engineer Location: San Francisco Bay Area, CA (On-Site) Job Type: 12+ Months Contract About the Role: We are seeking a highly skilled and motivated ASIC Design Verification Engineer with over 6 years of experience...
4 days ago

Description:

Bisoft is looking for Senior Azure Data Engineer - Full time (12+ Years of Exp) Senior Data Engineer We are seeking a highly experienced Senior Azure Data Engineer with over 12 years of expertise in data warehousing. The ideal ...
21 hours ago
  • Purple Drive Technologies LLC
  • San Francisco

Description:

Senior Data Engineer We are seeking a highly experienced Senior Azure Data Engineer with over 12 years of expertise in data warehousing. The ideal candidate will have extensive experience with the Azure platform, developing Azure Data ...
23 hours ago
  • Motion Recruitment Partners, LLC
  • San Francisco

Description:

Outstanding long-term contract opportunity! A well-known Financial Services Company is looking for a Senior Test Automation Engineer in San Francisco, CA (Hybrid). Work with the brightest minds at one of the largest financial ...
4 days ago