Where

Hardware System Validation Engineer

Technical Link
Santa Clara Full-day Full-time

Description:

Job Description/Responsibilities Design system validation testcases, including PCIE gen 5 and Ethernet106G, based on product application specifications/ customer specifications.Run system validation tests on customer-facing cards, including DPU accelerator cards, on different systems, and ensuring PCB robustness for different testcases.Expert in PCIE Gen5 and/or Ethernet system validation.Running Ethernet and PCIE electrical and functional compliance tests, and able to debug issues.Debug complex
Nov 7, 2025;   from: dice.com

Similar jobs

  • Cynet Systems
  • Santa Clara
Description: We are looking for a USB Systems Design Engineer for our client in Santa Clara, CA Job Title: USB Systems Design Engineer Job Location: Santa Clara, CA Job Type: Contract Job Description: Pay Range: $60.11hr - $76.74hrThe SOC Validation ...
11 days ago
  • Thermo Fisher Scientific
  • Santa Clara
Description: Work Schedule Standard (Mon-Fri) Environmental Conditions Able to lift 40 lbs. without assistance, Adherence to all Good Manufacturing Practices (GMP) Safety Standards, Laboratory Setting, Office, Some degree of PPE (Personal Protective ...
2 days ago
  • Cynet Systems
  • Santa Clara
Description: We are looking for PHY System Modeling Engineer for our client in Santa Clara, CA Job Title: PHY System Modeling Engineer Job Location: Santa Clara, CA Job Type: Contract Job Description: Pay Range: $78.75hr - $82.7hrWe are seeking an ...
11 days ago
  • Infoyogi LLC
  • Santa Clara
Description: USB Systems Design Engineer The job is 100% onsite role in Santa Clara, CA Interview process will be Onsite and MS Teams. Top skills: USB or Display Port or PCIe protocol knowledge. Debug SW and boards failures. Able to use high-speed ...
10 days ago