Where

Design Engineer

Aditi Consulting
Sunnyvale Full-day Temporary

Description:

Payrate: $95.00 - $117.90/hr. Summary: ASIC Power Engineer to perform power analysis and optimizations in ASIC for Company s AR/VR products. Areas of interests includes Machine Learning. Primary languages are Python, tcl and SystemVerilog. Responsibilities: Perform PPA optimization with Fusion compiler. Perform RTL and netlist level Power analysis Perform post-processing and scripting on report log files for format conversion, data analysis and information extraction Setup, run, debug and analyz
Nov 17, 2025;   from: dice.com

Similar jobs

  • BuzzClan LLC
  • Sunnyvale
... Services space.Job Title - FPGA Design Engineer Job Location - Sunnyvale, CA_Onsite ... RESPONSIBILITIES Partner with Design, Engineering and Research teams to ...
27 days ago
  • BCforward
  • Sunnyvale
Description: Design Engineer IV BCforward is seeking a FPGA Design Engineer to work onsite in Sunnyvale ... : US - CA - Sunnyvale FPGA Design Engineer As a FPGA Design Engineer within the multidisciplinary Prototyping ...
27 days ago
  • Apex Systems
  • Sunnyvale
... Description: Job Title: FPGA Design Engineer Duration:12 months Location: ... Description: FPGA Design Engineer We are seeking a FPGA Design Engineer who has a ... reality. As an FPGA Design Engineer, you will be ... responsible for design of new concepts, ...
27 days ago
  • Apex Systems
  • Sunnyvale
... #: 3012472 Job Description: Job Title: Design Engineer V Duration: 6 months Location: Hybrid - Sunnyvale ... : Role: ASIC Power Engineer DUTIES ASIC Power Engineer to perform power analysis ...
27 days ago