Where

Verification Engineer

GlobalLogic Inc.
San Jose Full-day Full-time

Description:

Job Description: Experience: 7+ Years Education: Bachelor/Master of Engineering (B.E./B.Tech/MS) in Electronics, Electrical, Computer Engineering, or a related field Role Summary:Drive the pre-silicon verification of next-generation PCIe Switch and Retimer designs across Gen4, Gen5, and Gen6 specifications. Utilizing SystemVerilog and UVM, you will ensure robust protocol compliance, high-performance throughput, and seamless interoperability for cutting-edge silicon. Key Responsibilities:Strategi
Feb 19, 2026;   from: dice.com

Similar jobs

  • BayOne Solutions
  • San Jose
... are seeking a highly skilled Design Verification Engineer to join our team.The ... be on developing and executing verification plans, creating testbenches, and debugging ... . Responsibilities Develop and execute comprehensive verification plans for GPU
23 days ago
  • BayOne Solutions
  • San Jose
Description: Job Title: GPU Design Verification Engineer Location: San Jose, CA (Onsite) ... are seeking a highly skilled Design Verification Engineer to join our team at ... be on developing and executing verification plans, creating testbenches, and debugging ...
22 days ago
  • Recruitment.ai
  • San Jose
Description: ResponsibilitiesOwn verification of entire FPGA design ... and interact with design engineers to identify verification scenariosCreate test plans, constrained ... -random verification environments, test cases, regressions, and ...
18 days ago
  • GlobalLogic Inc.
  • San Jose
Description: Salary Verbias for San Jose, CA: GlobalLogic estimates the starting pay range for this role to be performed within the USA to be $135K to $155K and reflects base salary only and does not include additional performance-linked variable ...
a day ago