Description: Title: Analog/Mixed Signal IC layout Engineer Location: Alameda, CA (onsite) Duration: 3+ months contract 4-5 years experience in Cadence layout (Design: Virtuoso Verification: PVS ) and Calibre verification (ERC, DRC, LVS)Experience in ...
a day ago