... Title: Analog/Mixed Signal IC layout Engineer Location: Alameda, CA (onsite) Duration ... contract 4-5 years experience in Cadence layout (Design: Virtuoso Verification: PVS ) ... process.Experience in DFM hierarchical layout construction.Experience in floorplan, ...
27 days ago