... : Title: Infra Silicon Physical Design Engineer Location: Bay Area, CA/Austin ... , SoC floorplan, clocking, and timing analysis) preferred - Expertise in
9 days ago
Description: ASIC Engineer (Design Verification) Bay Area, CA ... , root-cause and resolve functional failures in the design, partnering with ...
9 days ago