Description: Role: Design Verification Engineer Location: San Jose CA/ Irvine ... tests in C,SV,UVM Debug RTL and Gate simula
a day ago
... ! We are looking for a Design Verification Engineer to join our growing team ...
16 days ago