Where
Where

Jobs and careers for design verification engineer in California (2 jobs)

Company
Period
Schedule
Employment
Source
Location
Sort by:
  • AIT Global, Inc.
  • San Jose
... : Job Title: Senior ASIC Design Engineer Location: San Jose, CA What ... gate SoC designs onto prototyping platforms, creating design partitions, FPGA ... in block-level RTL design or block or top ... integration. Collaborate with Software, Design, and Verification t
15 days ago
  • Apolis
  • San Jose
... Description: Job Title: Senior ASIC Design Engineer Location:San Jose ,CA Contract: ... : Technical: Being a member of design team who oversees fullchip SDCs ... and works with physical design and DFT teams to ... also do block level RTL design or block or top- ...
a day ago