Where
Where

Jobs and careers for rf systems engineer in California (3 jobs)

Period
Schedule
Employment
Source
Location
Sort by:
  • Reveille Technologies
  • Sunnyvale
... / Permanent Role Role: Design Verification Engineer Location : Sunnyvale CA / Austin TX ... good debugging skills. Build UVM/System Verilog-based verification environments for ...
14 hours ago
  • Mirafra Inc
  • San Jose
Description: Role: Design Verification Engineer Location: San Jose CA/ Irvine ... mixed signal interfaces. Requires UVM, System Verilog, SVA Develop test plans ...
13 days ago
  • Sivaltech
  • San Diego
... seeking a skilledDesignVerificationEngineerwith strong expertise in System Verilog (SV) and UVM methodologies ... .Responsibilities:Develop, enhance, and debug System Veri
4 days ago