... -least 5+ years of experience in System Verilog HVL and C/C++. AMBA AXI ... cycle which includes development of test plan, BFM/Driver/Monitor/Scoreboard ... component development and integration in test bench, stress/corner testing, failure ...
22 days ago
... methodology.Experience in IP/sub-system and/or SoC level verification ...
11 days ago