... Description: Title: Analog Layout Engineer. Location: Cupertino, CA ... and 16nm nodesHigh-Speed Design: Proficient in High- ... Speed Layout and design methodologiesMemory Interfaces: Familiar ... Rate) memory technologiesMemory Design: Experience in Memory Layout ...
27 days ago