... : Job Title: Senior Design Verification Engineer Location: Mountainview, CA What candidate ... must At-least 5+ years of experience in System Verilog HVL and ... by a minimum of 8 years of experience in ASIC or a related field ...
6 days ago