Description: 7+ years of experience in RTL synthesis and physical implementation using Synopsys tools (Fusion Compiler, Design Compiler, PrimeTime). Strong command of RTLA and PrimePower RTL flows, including switching activity modeling and scenario-based ...
9 days ago