Description: Job Title: Senior Design Verification Engineer Location: Mountainview, CA What candidate will Be Doing: Strong expertise along-with complex SoC/IP debug is must At-least 5+ years of experience in System Verilog HVL and C/C++. AMBA AXI bus ...
27 days ago