Description: Role: Design Verification Engineer (System Verilog/UVM) Location: Markham, ON (3 days Onsite) Contract Job Description: We are seeking a motivated Design Verification Engineer with 3 years of relevant experience in System Verilog and UVM to ...
17 days ago