Where
Where

Jobs and careers for design verification pcie in San Francisco (1 jobs)

Company
Period
Schedule
Employment
Source
Location
Sort by:
  • Prohires
  • San Francisco
Description: Role: Design Verification Engineer Location: Bay Area, CA ... : * Develop and implement verification plans for complex SoC designs, with a focus on ... using SystemVerilog and UVM (Universal Verification Methodology). * Write and execute test ...
22 days ago