$90
$95
an hour
Description: Mixed Signal Model Verification Engineer San Jose, CA (Hybrid) 3 + ... formal equivalence checking and co-simulation. Requirements: SystemVerilog Modeling: Extensive ... understanding of HDL/SPICE co-simulations. Circuit Expertise: Strong background ...
29 days ago