Description:
(Local Candidates Only) FPGA/RTL Design Engineer San Jose, CA - 100% Onsite 6 + Months $58-60/HR Interview Process: Onsite Top Must-Have Skills: RTL Design FPGA experience: Design, simulation, synthesis, and implementation Vivado experience TCL and Python scripting Job Duties & Responsibilities: Participate in all phases of the product development cycle, including architecture, design, prototyping, validation, productization, and support of IPs. RTL Development: Design, verify, and validate
Feb 3, 2026;
from:
dice.com