Description: Role: Design Verification Engineer Location: San Jose CA/ Irvine ... interfaces. Requires UVM, System Verilog, SVA Develop test plans and coverage metrics ... write block and chip-level tests in C,SV,UVM Debug RTL ...
2 days ago