Description: Role: Post-Silicon Validation Engineer Location: San Jose, CA Hybrid ... of IC design, Design for Test (DFT), and manufacturing concepts. Proficiency ...
17 days ago
Description: Role: Mixed-Signal Verification Engineer Location: San Jose, CA 100% ... : Contract Qualifications: Strong knowledge of System-Verilog RTL coding, including state ...
17 days ago