Where

Mixed-Signal Verification Engineer

PDDN Inc
San Jose Full-day Temporary

Description:

Role: Mixed-Signal Verification Engineer Location: San Jose, CA 100% Onsite Interview: Phone/Skype Job Type: Contract Qualifications: Strong knowledge of System-Verilog RTL coding, including state machines, adders, multipliers, and combinatorial logic. Solid understanding of digital design for mixed-signal control loops and experience writing Verilog/Verilog-A code to control analog circuits (e.g., bandgap, PLL, amplifiers, filters, CDR). Familiarity with behavioral Verilog code for analog c
Mar 20, 2025;   from: dice.com

Similar jobs

  • Talent Junction, LLC.
  • San Jose
$50 $65 an hour
Description: Title: Mixed-Signal Design Verification Engineer Location: San Jose, CA ... , Synopsys/Cadence EDA Verifications Tools, AMS Verification Required Experience/Skills: Good ... understanding of digital design for mixed signal control loops and designing ...
27 days ago
  • Datum Software, Inc.
  • San Jose
... have an opening for Mixed-Signal Design Verification Engineer with our Client at San ... understanding of digital design for mixed signal control loops and designing Verilog ...
8 days ago
  • Mirafra Inc
  • San Jose
... : Architect block and full-chip verification environments using HVLs and constrained ... SOCs with embedded CPUs and mixed signal interfaces. Requires UVM, System Verilog ... simulations and work with design engineers to verify fixes. Write diagnostics ...
4 days ago
  • Zachary Piper Solutions, LLC
  • San Jose
Description: Piper Companies is seeking a FPGA Verification Engineer to support an industry leader in technology. This position will be on-site in San Jose, CA. The FPGA Verification Engineer will be focused on FPGA verification on routers for a variety ...
29 days ago