Where

Mixed-Signal Design Verification Engineer

Datum Software, Inc.
San Jose Full-day Temporary

Description:

Hello, Hope you are doing great. Currently, we have an opening for Mixed-Signal Design Verification Engineer with our Client at San Jose, CA | On-Site. I appreciate your time and look forward to hearing from you. Job Description: Location: San Jose, CA-100% Onsite Qualifications Good knowledge of System-Verilog RTL coding including state machines, adders, multipliers, combinatorial logic, etc.Good understanding of digital design for mixed signal control loops and designing Verilog / Verilog- A
Apr 7, 2025;   from: dice.com

Similar jobs

  • Talent Junction, LLC.
  • San Jose
$50 $65 an hour
Description: Title: Mixed-Signal Design Verification Engineer Location: San Jose, CA ... , Synopsys/Cadence EDA Verifications Tools, AMS Verification Required Experience/Skills: ... Good understanding of digital design for mixed signal control loops and designing ...
19 days ago
  • BayOne Solutions
  • San Jose
Description: Job Title: System IP Design Verification Engineer Duration: 6 Months Location: Austin, TX, USA / San Jose, CA System IP team develops proprietary coherent interconnect and memory controller IPs deployed in many high-volume products. Job ...
26 days ago
  • Prodapt North America
  • San Jose
Description: Onsite Opportunity in Sunnyvale, CA 2 year project Responsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification ...
20 days ago
  • Abhyanth Solutions
  • San Jose
Description: Job Title: Design Verification (DV) EngineerLocation: Bay Area, CAJob Type: Long Term ContractExperience: 10+ years Job Description: We are seeking a highly skilled Design Verification (DV) Engineer to join our team in the Bay Area, CA, for a ...
19 days ago