Where

Design Verification Engineer (SOC/IP)

Prodapt North America
San Jose Full-day Temporary

Description:

Onsite Opportunity in Sunnyvale, CA 2 year project Responsibilities:Define and implement IP/SoC verification plans, build verification test benches to enable IP/sub-system/SoC level verification. Develop functional tests based on verification test plan. Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage. Debug, root-cause and resolve functional failures in the design, partnering with the Design team. Collaborate with cross-functi
Mar 18, 2025;   from: dice.com

Similar jobs

  • Talent Junction, LLC.
  • San Jose
$50 $65 an hour
Title: Mixed-Signal Design Verification Engineer Location: San Jose, CA Key Technical Skills:UVM/System Verilog, Python, Synopsys/Cadence EDA Verifications Tools, AMS Verification Required Experience/Skills: Good knowledge of System-Verilog RTL codin...
27 days ago
  • Collaborate Solutions, Inc.
  • San Jose

Description:

Title: Design Verification Engineer Location: San Jose, CA Duration: Long-term extending contract (5 years+) Hours: 8-5pm but flexible Interview Process: 2 rounds, can lock within a week. Must Haves: UVM and System Verilog10 years of ...
20 hours ago
  • Datum Software, Inc.
  • San Jose

Description:

Hello, Hope you are doing great. Currently, we have an opening for Mixed-Signal Design Verification Engineer with our Client at San Jose, CA | On-Site. I appreciate your time and look forward to hearing from you. Job Description: ...
8 days ago
  • Abhyanth Solutions
  • San Jose

Description:

Job Title: Design Verification (DV) EngineerLocation: Bay Area, CAJob Type: Long Term ContractExperience: 10+ years Job Description: We are seeking a highly skilled Design Verification (DV) Engineer to join our team in the Bay Area, CA ...
27 days ago